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I nput -memory  (/zi) and output -memory  (/z0) characteristics of Sequential  
Machines (SM's )  have been widely studied. In  this paper, we investigate 
input -memory  and output -memory  characteristics of Incompletely Specified 
Sequential  Machines ( ISSM's). We show that an exclusion principle stated for 
binary output  SM's cannot be extended to ISSM's.  In  particular we show that 
for every positive integer n, there exists an n-state ISNM with 0 < t~,. < oo 
and 0 ~ tz0 ~ oo. Also, we investigate the upper  hounds  on the values of 
/**, ~o of  ISSM's .  
1. INTRODUCTION 
A finite Sequential Machine (SM)M ~ (S, X, Y, 3, )t) is defined by a 
finite state-set S, a finite input-set X and a finite output-set Y, and the next- 
state and output maps 8: SxX-~ S and A: SxX--+ Y. The maps 3, A can be 
extended to input sequences in the usual way. I f  J e X*, then let 3(a, J )  
denote the final state where the initial state is a and the input sequence J is 
applied. Let A(cr, J)  denote the corresponding output sequence. A Sequential 
Machine is an Incompletely Specified Sequential Machine ( ISSM) if at least 
one of the two maps, 8, A is partial. An input sequence J ~ ~1, ~2 "'" ~z is 
"applicable" to an I SSM M if 3 at least one statep in M such that 8(p, J )  ~ q 
is defined. The input sequence J is said to admit the state q. An applicable 
* The  research reported here was partially supported by the Nat ional  Science 
Foundat ion Grant  GK 5651. 
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input sequence may admit more than one state. Further, an output sequence 
F = t31, fi~ .... , fi~ is "generated" by M if there exists a state p such that for 
some input sequence J, ~t(p, j )  = / ' .  The output sequence/" is also said to 
admit state q. An I SSM is nondegenerate if for every state p there exists a state 
p' such that for some ~ e X, ~(p', ~) and )t(p', ~) are both defined and further 
3(p', c~) ~ p. If A(p', c 0 = fi, then the input-output pair c~/~ is said to admit 
state p. 
Memory characteristics of completely specified sequential machines have 
been extensively studied (Gill, 1962, 1965; Massey, 1966; Newborn, 1967, 
1968; Vairavan, 1969, 1970, 1971, 1972; Kambayashi, 1970). In this paper we 
discuss some memory characteristics of ISSM's. 
2. INPUT-MEMORY AND OUTPUT-MEMoRY OF I SSM's  
A reduced I SSM M is said to have finite input-memory tL,: (finite output- 
memory txo) if 0z0) is the least integer such that every applicable input sequence 
(every output sequence generated by M) admits a unique state. If  no such 
integer exists, then by convention ~i =- oe (t~o -- ~) .  There are well known 
techniques (Friedman, 1966; Kambayashi, 1970) to determine input-memory 
and output-memory values of completely specified sequential machines. The 
extension of these techniques to ISSM's is straightforward and is outlined 
below. 
A procedure to determine the input-memory of a reduced nondegenerate 
ISSM M: An input-memory test graph G~(M) is constructed as follows: 
There is a node (p, q) for every unordered pair of states p, q in 21I, and there 
is a directed arc from (p, q) to (r, s) if there is an input digit ~ such that 
3(p, a) and 3(q, a) are both defined and {3(p, a), 3(q, a)} = {r, s}. The 
I SSMM has /~i = l if, and only if, G,.(M) does not have a cycle and, 
further, the number of distinct nodes in the longest path in the graph is 1. 
A procedure to determine the output-memory of a reduced nondegenerate 
ISSM M: If there is a statep such that for some input digits ~, ~', A(p, e 0 -~ 
8(p, c~') (both defined) but 8(p, ~)@ 3(p, ~') (also both defined) then 
/x 0 ~ oo. If there does not exist such a state p, then an output-memory test 
graph G,o(M ) is constructed as follows: There is a node (p, q) for every 
unordered pair of states p, q in NI. There is an arc from (p, q) to (r, s) if for 
input digits o~, ~', not necessarily different, ;~(p, a) = A(q, ~') (both defined), 
and (8(p, o~), 3(q, a')} ~ {r, s}. The 1SSM M has /~0 = I if, and only if, 
Guo(M ) does not contain a cycle and the number of nodes in the longest 
path is l. 
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3. ON THE VALUES OF INPUT-MEMORY AND OUTPUT-MEMORY OF ISSM's  
The following exclusion principle for completely specified binary-output 
SM's  has been established by Vairavan (1971): I f  a binary-output non- 
degenerate SM M ---- (S,  X, Y, 5, ~> has finite nonzero input-memory, then 
it has infinite output-memory and conversely, if M has finite nonzero output- 
memory then it has infinite input-memory, i.e., 0 </x  i < oo --+/x 0 ~ co 
and 0 </x  0 < oo --~/z~ = oo. A main result of this note is that the above 
exclusion principle cannot be extended to ISSM's .  First consider the 
I SSM M 1 shown in Fig. la. From the test graphs shown in Fig. lb and lc, 
it can be verified that/z~ =/x  0 -~ 5. Now, we obtain a more general result. 
THEOREM 1. There exists a binary-output nondegenerate n-state 
ISSM M~ - <S, X,  Y, 8, A> with tz~ = 2n -- 3 and tZo -- n + 2 for every 
n~5.  
Proof. Consider the reduced n-state I SSM Mz shown in Fig. 2. We will 
prove that M 2 has/~i ~ 2n - -  3 and #0 = n + 2. 
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FIG. 2. An  I SSM M~ (n >/ 5) w i th  P i  = 2n - -  3 and/*0  = n + 2. 
(A) To show that/z~ = 2n - -  3: 
Note that not all input sequences are applicable to M.  We will show that 
every applicable input sequence of length 2n - -  3, admits a unique state in M 
and there exists an applicable input sequence of length 2n - -  4 which does 
not admit a unique state in tl//. 
(i) First let us consider all applicable input sequences tarting with "1." 
The input digit 1 admits state a I and ~n-~ • The input sequence 11 admits 
only the state ~1. Hence every applicable input sequence ] = l l J '  admits 
a unique state. Now consider the sequence 10. It admits a 2 and a n . Since 
input digit 1 is not applicable to a , ,  the sequence 101 uniquely admits the 
state an-1  and hence every applicable input sequence J = 101J' admits a 
unique state. Now consider the applicable input sequence of the form 10 ~ 
(2 ~ i ~ n - -  2). Note that 10 ~ admits ai+l and cr n . Now, since input 1 
cannot be applied to an, the sequence J = 10il (2 ~ i < n - -  2) admits the 
state an_  x . Also note that 10n-21 admits a x uniquely. Further, the sequence 
10 n-1 admits the unique state a n . Hence any applicable input sequence which 
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begins with 10il (i >/ 1) or 10 n-1 admits a unique state. We have considered 
all applicable input sequences which begin with 1. 
(ii) Let us consider the input sequences which begin with "0." Clearly the 
input sequence 0 n-1 admits the state an.  The input sequence 0 i (1 ~< i < n -  2) 
admits more than one state in M, and the sequence 0il admits (;1 and %-1 • 
Now since 1 cannot be applied to (Yl , the sequence 0 i l l  admits the state a i . 
Now consider the sequence of the form J - -  0i i0 j. When j = n - -  1, ] 
admits % uniquely. For 0 < j < n - -  1, J admits (rj+ 1 and an • But J '  = J1 
admits an-1 uniquely, i f j  < n - 2 and J '  admits a 1 i f j  -~ n - -  2. Hence for 
every applicable input sequence beginning with 0 and of length greater than 
or equal to 2n - -  3, the final state is unique and further 0~-~10 ~-~ admits an 
and (~n-1 • From parts (i) and (ii) we conclude that/x~ - 2n - -  3. 
(B) To prove that ~o - -  n q- 2: 
Note that there does not exist a state a such that )~(a, 0) -= A(~, 1) but 
S(a, 0) ~ S(a, 1). Hence, if an output sequence J admits a unique state a' 
and for some input c~, h((r', c~) - -  fl and 8(#, ~) = #' then the output sequence 
J f l  admits the state a"  uniquely. 
(i) Consider output sequences that begin with "1." The output digit 1 
admits an_ i ,  a n and a 1 . The output sequences 110, l l l ,  or 100 uniquely 
admit (r~, a n , and (r a , respectively. Hence any output sequence beginning 
with 110, 111, or 100 admits a unique state. The output sequence I01 admits 
a n and an_ 1 . Hence 1011 admits (r 1 uniquely. It can be verified that the 
sequence 10100 and 101010 admit a~ and an,  respectively. Hence every 
output sequence generated by M, of the form lfllfl2 "" ~i ,  i ~ 5, admits a 
unique state. 
(ii) Now we will consider output sequences beginning with "0." The 
output sequence 0 ~-I admits a n uniquely. Also the sequences 0n-~10 and 
0n-211 admit uniquely the states a 2 and an,  respectively. Hence any output 
sequence of M beginning with 0 n-i, 0n-210, or 0~-~11 admits a unique state. 
Now, let 1 ~ i ~ n -  3. The output sequence 011 admits the states a l ,  
an_ 1 , and a n . Also it can be verified that 0il  10 and 0il  11 admit uniquely a~ 
and a~, respectively. Further 0il00, 0~1010 and 0~10110 and 0i10111 admit 
uniquely the states a3, an,  a~, and an,  respectively. Hence every output 
sequence of length at least n - -  3 -[- 5 - -  n -~- 2 that begins with 0 admits a 
unique state. Further the sequence 0n-al011 admits the distinct states a 1 and 
a n and hence from parts (i) and (ii) of (B), we conclude that/z 0 = n q- 2. 
Thus we have shown that the exclusion principle cannot be extended to 
1 Note  that  0 "-2 admi ts  a~_ 1 and  cr~. Hence  0~-21 un ique ly  admi ts  a 1 . 
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ISSM's. However, it should be noted that if the unspecified entries of an 
ISSM, which has finite nonzero /~i and /z0, specified then the resulting 
completely specified SM will not have both finite nonzero/,~ and /*0, in 
accordance with the exclusion principle proved for SM's. In terms of shift 
register realizations, Theorem 2, implies that there exist binary output 
ISSM's which can be synthesized using a single feed forward register or a 
single output-feedback register, unlike binary output completely specified 
SM's. 
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F~o. 3a. An lSSMM~with~ = ([n/2]([n/2] + 1) ) /2+n- -  1 and~o = n - -  1. 
(N  = n -- [n/2]). 
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Upper bounds on t~i and txo of ISSM's .  
From the procedure to determine /h(tL0), it is immediately clear that if 
/~i(t~0) is finite, then/zi(t~o) ~< n(n - -  1)/2 = the number of nodes in the test 
graph. Also, it is well known that for completely specified SM's  if/~i < o~ 
then t~i ~< n - -  1, where n is the number of states (Harrison, 1965). However, 
note that the I SSM M 2 (Theorem 1) has /~i = 2n --  3. Clearly any com- 
pletion of the state table of an I SSM with n - -  1 </~i  < co will result in a 
completely specified SM with /~i = oo, since /~ cannot be decreased by 
specifying the unspecified entries. Now, consider the I SSM M 3 shown in 
Fig. 3a. The input-memory test graph is partially shown in Fig. 3b. It can be 
verified that there are no cycles in the test graph. The longest directed path 
is made up of nodes in that part of the graph covered by a broken line. The 
.: / i  
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F IG.  3b. Input test graph of Ma • 
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F~o. 3c. Input test graph of an eight state machine with/~i  = 17. 
number  o f  nodes  on  th is  path  equa ls /~i  - -  ([n/2]([n/2] + 1)/2)  -1- n - -  1, Thus  
when n is even/x  i = (n~/8) + (5n/4)  - -  1 and when n is odd  
t~ = (n2/8) q- (6n/4)  - -  5•8. 
Note that In/2] equals (n/2) + (1/2) when e is odd and n/2 when n is even. 
The input-memory test graph is shown completely in Fig. 3c for the case 
n~8,  
Although it is known (Kambayashi, 1970) that there exist ternary-input 
I SSM's  with/x~ = n(n -- 1)/2 and ternary-output SM's  with/~0 = n(n - 1)/2, 
it is an open question whether there exist binary-input (binary-output) 
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ISSM's with/zi(t~0) = n(n - -  1)/2. Also, it is an open question whether there 
exist completely specified binary-output SM's with /x o = n(n -  1)/2 for 
n >/6 .  As a result of the investigation of the memory characteristics of 
ISSM's, we present a completely specified binary-output SMM4 (Fig, 4) 
with txo ----- [n/2]([n/2] -k 1)/2 q- n - -  1. 
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Fro. 4. A completely specified binary output SM with tz0 = ([n/2]([n/2] +1))/2 + n- 1. 
4. CONCLUSION 
Some input-memory and output-memory characteristics of incompletely 
specified sequential machines have been studied. It has been shown that 
643128]z-5 
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unlike completely specified binary-output SM's  an I SSM can have both 
finite nonzero input-memory and finite nonzero output-memory. Also, 
upper  bounds for the values of input-memory and output-memory of lSSM's  
have been examined. 
ACKNOWLEDGMENT 
The authors would like to thank the referee for some useful suggestions, inparticular 
for pointing out that the input-memory of an I SSM cannot be linearly upper bounded. 
RECEIVED: December 17, 1973; REVISED: September 5, 1974 
REFERENCES 
FRIEDMAN, A. D. (June 1966), Feedback in synchronous sequential circuits, IEEE 
Trans. Elect. Comput. EC-15, 356-367. 
GILL, A. (1962), "Introduction tothe Theory of Finite State Machines," pp. 156-159, 
McGraw-Hill, New York. 
GILL, A. (June 1965), On the bound to the memory of a sequential machine, IEEE 
Trans. Elect. Comput. EC-14, 464-466. 
HARRISON, M. A. (1965), "Introduction toSwitching and Automata Theory," pp. 337- 
343, McGraw-Hill, New York. 
KAMBAYASHI, Y., YA]IMA, S., AND OHBAYASHI, I. (March 1970), On finite memory 
sequential machines, IEEE Trans. Comput. C-19, 254-258. 
MASSEY, J. L. (August 1966), A note on finite memory sequential machines, IEEE 
Trans. Elect. Comput. EC-15, 658-659. 
NEWBORN, M. (August 1967), Note on binary-input binary-output finite memory 
sequential machines, IEEE Trans. Elect. Comput. E-16, 514. 
NEWBORN, M. (January 1968), Maximal memory binary-input binaz2(-output finite 
memory sequential machines, IEEE Trans. Comput. C-17, 67-71. 
OHBAYASHI, I., KAMBAYASHI, Y., AND YAJIMA, S. (January 1968), On maximum- 
memory automata (in Japanese), IECEJ, Rec. Prof. Group on Automata Theory, 
A-67-44. 
ToI~E, A. N. (August 1973), "On the Output-Memory of Finite State Machines," 
Master's Thesis, University of Wisconsin-Milwaukee. 
VAmAVAN, K. (September 1969), On the lower bound to the memory Of finite state 
machines, 1EEE Trans. Comput. C-18, 856-861. 
VAIRAVAN, K. (August 1971), An exclusion principle for finite memory sequential 
machines, lnform. Cont. 19, 10-17. 
VAIRAVAN, K. (June 1972), Minimal input-memory and output-memory finite state 
Machines, IEEE Trans. Comput. C-21, 598-602. 
VAIRAVAN, K. (March 1970), Input-output relations of finite memory systems, lnform. 
Contr. 16, 52-65. 
